TPS3779, TPS3780

www.ti.com

SBVS250 – APRIL 2015

8.3 Feature Description

8.3.1 Inputs (SENSE1, SENSE2)

The TPS3779 and TPS3780 have two comparators for voltage detection. Each comparator has one external

input; the other input is connected to the internal reference. The comparator rising threshold is designed and

options make the devices immune to supply rail noise and ensure stable operation.

The comparator inputs can swing from ground to 6.5 V, regardless of the device supply voltage used. Although

not required in most cases, for extremely noisy applications, good analog design practice is to place a 1-nF to

10-nF bypass capacitor at the comparator input in order to reduce sensitivity to transients and layout parasitic.

For each SENSE input, the corresponding output (OUTx) is driven to logic low when the input voltage drops

8.3.2 Outputs (OUT1, OUT2)

In a typical device application, the outputs are connected to a reset or enable input of another device, such as a

digital signal processor (DSP), central processing unit (CPU), field-programmable gate array (FPGA), or

application-specific integrated circuit (ASIC); or the outputs are connected to the enable input of a voltage

regulator, such as a dc-dc or low-dropout (LDO) regulator.

The TPS3779 provides two push-pull outputs. The logic high level of the outputs is determined by the VDD pin

voltage. With this configuration pull-up resistors are not required, thus saving board space. However, all interface

logic levels must be examined. All OUT connections must be compatible with the VDD pin logic level.

The TPS3780 provides two open-drain outputs (OUT1 and OUT2); pull-up resistors must be used to hold these

lines high when the output goes to a high-impedance condition (not asserted). By connecting pull-up resistors to

the proper voltage rails, the outputs can be connected to other devices at correct interface voltage levels. The

outputs can be pulled up to 6.5 V, independent of the device supply voltage. To ensure proper voltage levels,

Characteristics table. By using wired-AND logic, OUT1 and OUT2 can be combined into one logic signal. The

Inputs (SENSE1, SENSE2) section describes how the outputs are asserted or deasserted. See Figure 1 for a

description of the relationship between threshold voltages and the respective output.

8.4 Device Functional Modes

8.4.1 Normal Operation (VDD

≥ VDD(min))

corresponding SENSE pins.

When the voltage on VDD is lower than the required voltage to internally pull the logic low output to GND

Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback

11

Product Folder Links: TPS3779 TPS3780