Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

SI5380 Datasheet(PDF) 7 Page - Silicon Laboratories

No. de pieza SI5380
Descripción Electrónicos  Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  SILABS [Silicon Laboratories]
Página de inicio  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5380 Datasheet(HTML) 7 Page - Silicon Laboratories

Back Button SI5380 Datasheet HTML 3Page - Silicon Laboratories SI5380 Datasheet HTML 4Page - Silicon Laboratories SI5380 Datasheet HTML 5Page - Silicon Laboratories SI5380 Datasheet HTML 6Page - Silicon Laboratories SI5380 Datasheet HTML 7Page - Silicon Laboratories SI5380 Datasheet HTML 8Page - Silicon Laboratories SI5380 Datasheet HTML 9Page - Silicon Laboratories SI5380 Datasheet HTML 10Page - Silicon Laboratories SI5380 Datasheet HTML 11Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 53 page
background image
3.1.5 Modes of Operation
Once initialization is complete, the Si5380 operates in one of four modes: Free-run Mode, Lock Acquisition Mode, Locked Mode, or
Holdover Mode. A state diagram showing the modes of operation is shown in the figure below. The following sections describe each of
these modes in greater detail.
No valid
input clocks
selected
Lock Acquisition
(Fast Lock)
Locked
Mode
Holdover
Mode
Phase lock on
selected input
clock is achieved
An input is
qualified and
available for
selection
No valid input
clocks available
for selection
Free-run
Valid input clock
selected
Reset and
Initialization
Power-Up
Selected input
clock fails
Yes
No
Holdover
History
Valid?
Other Valid
Clock Inputs
Available?
No
Yes
Input Clock
Switch
Figure 3.2. Modes of Operation
3.1.6 Initialization and Reset
When power is applied, the device begins an initialization period where it downloads default register values and configuration data from
NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initializa-
tion period is complete. No clocks will be generated until the initialization is complete. There are two types of resets available. A hard
reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM and all circuits, including the
serial interface, will be restored to their initial state. A hard reset is initiated using the RSTb pin or by asserting the hard reset bit. A soft
reset bypasses the NVM download. It is simply used to initiate register configuration changes.
3.1.7 Freerun Mode
Once power is applied to the Si5380 and initialization is complete, the device will automatically enter freerun mode. Output clocks will
be generated on the outputs with their configured frequencies. The frequency accuracy of the generated output clocks in freerun mode
is dependent on the frequency accuracy of the external crystal or reference clock on the XA/XB pins. For example, if the crystal fre-
quency is ±100 ppm, then all the output clocks will be generated at their configured frequency ±100 ppm in freerun mode. Any change
or drift of the crystal frequency or external reference on the XA/XB pins will be tracked at the output clock frequencies.
3.1.8 Lock Acquisition
If a valid input clock is selected for synchronization, the DSPLL will automatically start the lock acquisition process. If the fast lock fea-
ture is enabled, the DSPLL will acquire lock using the Fastlock Loop Bandwidth setting and then transition to the DSPLL Loop Band-
width setting when lock acquisition is complete. During lock acquisition the outputs will generate a clock that follows the VCO frequency
change as it pulls-in to the input clock frequency.
Si5380 Rev D Data Sheet
Functional Description
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 6


Número de pieza similar - SI5380

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Silicon Laboratories
SI5380 SILABS-SI5380 Datasheet
1Mb / 50P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380-D SILABS-SI5380-D Datasheet
1Mb / 53P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
Si5380-D-EVB SILABS-Si5380-D-EVB Datasheet
1Mb / 53P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380-EVB SILABS-SI5380-EVB Datasheet
1Mb / 50P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380A-B-GM SILABS-SI5380A-B-GM Datasheet
1Mb / 50P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
More results

Descripción similar - SI5380

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Silicon Laboratories
SI5380-D SILABS-SI5380-D Datasheet
1Mb / 53P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380 SILABS-SI5380 Datasheet
1Mb / 50P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
logo
Texas Instruments
LMK04821 TI1-LMK04821 Datasheet
2Mb / 113P
[Old version datasheet]   Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner
LMK04828-EP TI1-LMK04828-EP Datasheet
2Mb / 102P
[Old version datasheet]   Ultra-Low-Noise, JESD204B-Compliant Clock Jitter Cleaner
LMK04828-EP TI1-LMK04828-EP_19 Datasheet
2Mb / 102P
[Old version datasheet]   Ultra-Low-Noise, JESD204B-Compliant Clock Jitter Cleaner
logo
Skyworks Solutions Inc.
SI5391 SKYWORKS-SI5391 Datasheet
1Mb / 45P
   Ultra Low-Jitter, 12-Output, Any-Frequency, Any-Output Clock Generator
Rev. 0.7
logo
Integrated Device Techn...
MK1581-01 IDT-MK1581-01 Datasheet
229Kb / 11P
   LOW PHASE NOISE T1/E1 CLOCK GENERATOR
logo
Renesas Technology Corp
MK1581-01 RENESAS-MK1581-01 Datasheet
410Kb / 12P
   LOW PHASE NOISE T1/E1 CLOCK GENERATOR
051310
logo
Texas Instruments
LMK03318 TI1-LMK03318 Datasheet
2Mb / 136P
[Old version datasheet]   Ultra-Low-Noise Jitter Clock Generator Family
LMK04828-EP TI-LMK04828-EP_V01 Datasheet
1Mb / 102P
[Old version datasheet]   LMK04828-EP Ultra-Low-Noise, JESD204B-Compliant Clock Jitter Cleaner
APRIL 2017
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com