Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

CDCM1804 Datasheet(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
No. de pieza CDCM1804
Descripción Electrónicos  1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

CDCM1804 Datasheet(HTML) 1 Page - Texas Instruments

  CDCM1804 Datasheet HTML 1Page - Texas Instruments CDCM1804 Datasheet HTML 2Page - Texas Instruments CDCM1804 Datasheet HTML 3Page - Texas Instruments CDCM1804 Datasheet HTML 4Page - Texas Instruments CDCM1804 Datasheet HTML 5Page - Texas Instruments CDCM1804 Datasheet HTML 6Page - Texas Instruments CDCM1804 Datasheet HTML 7Page - Texas Instruments CDCM1804 Datasheet HTML 8Page - Texas Instruments CDCM1804 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 27 page
background image
www.ti.com
FEATURES
VSS(1)
S0
VDD1
Y1
Y1
VDD1
VDD3
18
17
16
15
14
13
1
2
3
4
5
6
EN
VDDPECL
IN
IN
VDDPECL
VBB
24
23
22
21
20
19
7
8
9
10
11
12
RGE PACKAGE
(TOP VIEW)
(1) Thermal pad must be connected to VSS.
P0024-01
DESCRIPTION
(1) Thermal pad must be connected to VSS.
P0025-01
18
17
16
15
14
13
S0
VDD1
Y1
Y1
VDD1
VDD3
1
2
3
4
5
6
EN
VDDPECL
IN
IN
VDDPECL
VBB
VSS(1)
RTH PACKAGE
(TOP VIEW)
CDCM1804
SCAS697E – JULY 2003 – REVISED MAY 2005
1:3 LVPECL CLOCK BUFFER + ADDITIONAL
LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
The CDCM1804 is characterized for operation from
–40
°C to 85°C.
Distributes One Differential Clock Input to
Three LVPECL Differential Clock Outputs and
For use in single-ended driver applications, the
CDCM1804 also provides a VBB output terminal that
One LVCMOS Single-Ended Output
can be directly connected to the unused input as a
Programmable Output Divider for Two
common-mode voltage reference.
LVPECL Outputs and LVCMOS Output
Low-Output Skew 15 ps (Typical) for
Clock-Distribution Applications for LVPECL
Outputs; 1.6-ns Output Skew Between
LVCMOS and LVPECL Transitions Minimizing
Noise
VCC Range 3 V–3.6 V
Signaling Rate Up to 800-MHz LVPECL and
200-MHz LVCMOS
Differential Input Stage for Wide
Common-Mode Range
Provides VBB Bias Voltage Output for
Single-Ended Input Signals
Receiver Input Threshold
±75 mV
24-Terminal QFN Package (4 mm × 4 mm)
Accepts Any Differential Signaling:
LVDS, HSTL, CML, VML, SSTL-2, and
Single-Ended: LVTTL/LVCMOS
The CDCM1804 clock driver distributes one pair of
differential clock inputs to three pairs of LVPECL
differential clock outputs Y[2:0] and Y[2:0], with mini-
mum skew for clock distribution. The CDCM1804 is
specifically designed for driving 50-
Ω transmission
lines.
Additionally,
the
CDCM1804
offers
a
single-ended LVCMOS output Y3. This output is
delayed by 1.6 ns over the three LVPECL output
stages to minimize noise impact during signal tran-
sitions.
The CDCM1804 has three control terminals, S0, S1,
and S2, to select different output mode settings. The
S[2:0] terminals are 3-level inputs and therefore allow
up to 33 = 27 combinations. Additionally, an enable
terminal (EN) is provided to disable or enable all
outputs simultaneously. The EN terminal is a 3-level
input as well and extends the number of settings to
2
× 27 = 54. See Table 1 for details.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2003–2005, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.


Número de pieza similar - CDCM1804

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
CDCM1804 TI-CDCM1804 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804RGER TI-CDCM1804RGER Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804RGERG4 TI-CDCM1804RGERG4 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804RGET TI-CDCM1804RGET Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804RGETG4 TI-CDCM1804RGETG4 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
More results

Descripción similar - CDCM1804

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
CDCM1804 TI-CDCM1804 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1802 TI-CDCM1802 Datasheet
695Kb / 22P
[Old version datasheet]   CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O ADDITIONAL LVCMOS OUTPUT
CDCM1802 TI1-CDCM1802_15 Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803 TI1-CDCP1803_13 Datasheet
932Kb / 25P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER
logo
Motorola, Inc
MC100ES6226 MOTOROLA-MC100ES6226 Datasheet
282Kb / 12P
   2.5/3.3V Differential LVPECL 1:9 Clock Distribution Buffer and Clock Divider
logo
Integrated Device Techn...
8T73S208A-01 IDT-8T73S208A-01_16 Datasheet
438Kb / 24P
   2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
logo
Renesas Technology Corp
8T73S208A-01 RENESAS-8T73S208A-01 Datasheet
878Kb / 25P
   2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
05/20/16
logo
Integrated Device Techn...
IDT8T73S208I IDT-IDT8T73S208I Datasheet
1Mb / 22P
   2.5V, 3.3V Differential LVPECL Clock Divider and Fanout Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com