Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

GS81302Q37GE-318I Datasheet(PDF) 8 Page - GSI Technology

No. de pieza GS81302Q37GE-318I
Descripción Electrónicos  144Mb SigmaQuad-IITM Burst of 2 SRAM
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  GSI [GSI Technology]
Página de inicio  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81302Q37GE-318I Datasheet(HTML) 8 Page - GSI Technology

Back Button GS81302Q37GE-318I Datasheet HTML 4Page - GSI Technology GS81302Q37GE-318I Datasheet HTML 5Page - GSI Technology GS81302Q37GE-318I Datasheet HTML 6Page - GSI Technology GS81302Q37GE-318I Datasheet HTML 7Page - GSI Technology GS81302Q37GE-318I Datasheet HTML 8Page - GSI Technology GS81302Q37GE-318I Datasheet HTML 9Page - GSI Technology GS81302Q37GE-318I Datasheet HTML 10Page - GSI Technology GS81302Q37GE-318I Datasheet HTML 11Page - GSI Technology GS81302Q37GE-318I Datasheet HTML 12Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
GS81302Q07/10/19/37E-318/300/250/200
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02f 8/2017
8/28
© 2010, GSI Technology
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaQuad-II+ SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to
VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175
 and 350. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
Input Termination Impedance Control
These SigmaQuad-II+ SRAMs are supplied with programmable input termination on Data (D), Byte Write (BW), and Clock (K/K)
input receivers. Input termination can be enabled or disabled via the ODT pin (6R). When the ODT pin is tied Low (or left
floating —the pin has a small pull-down resistor), input termination is disabled. When the ODT pin is tied High, input termination
is enabled. Termination impedance is programmed via the same RQ resistor (connected between the ZQ pin and VSS) used to
program output driver impedance, and is nominally RQ*0.6 Thevenin-equivalent when RQ is between 175
 and 250. Periodic
readjustment of the termination impedance occurs to compensate for drifts in supply voltage and temperature, in the same manner
as for driver impedance (see above).
Note:
When ODT = 1, Data (D), Byte Write (BW), and Clock (K, K) input termination is always enabled. Consequently, D, BW, K, K
inputs should always be driven High or Low; they should never be tri-stated (i.e., in a High-Z state). If the inputs are tri-stated, the
input termination will pull the signal to VDDQ/2 (i.e., to the switch point of the diff-amp receiver), which could cause the receiver
to enter a meta-stable state, resulting in the receiver consuming more power than it normally would. This could result in the
device’s operating currents being higher.


Número de pieza similar - GS81302Q37GE-318I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS81302Q37GE-318 GSI-GS81302Q37GE-318 Datasheet
487Kb / 28P
   JEDEC-standard pinout and package
More results

Descripción similar - GS81302Q37GE-318I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS81302Q07E-300 GSI-GS81302Q07E-300 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q37AGD-333 GSI-GS81302Q37AGD-333 Datasheet
428Kb / 24P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q37GE-300I GSI-GS81302Q37GE-300I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT19GE-250 GSI-GS81302QT19GE-250 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q10E-300I GSI-GS81302Q10E-300I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT07E-250 GSI-GS81302QT07E-250 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q19GE-300 GSI-GS81302Q19GE-300 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q37E-250I GSI-GS81302Q37E-250I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT37AGD-333I GSI-GS81302QT37AGD-333I Datasheet
432Kb / 25P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q07E-200I GSI-GS81302Q07E-200I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT10GE-300I GSI-GS81302QT10GE-300I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com