 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AD4003BRMZ-RL7 Datasheet(PDF) 1 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD4003BRMZ-RL7 Datasheet(HTML) 1 Page - Analog Devices |
|
|
1 / 38 page  18-Bit, 2 MSPS/1 MSPS/500 kSPS, Precision, Differential SAR ADCs Data Sheet AD4003/AD4007/AD4011 Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2016–2017 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com FEATURES Throughput: 2 MSPS/1 MSPS/500 kSPS options INL: ±1.0 LSB (±3.8 ppm) maximum Guaranteed 18-bit no missing codes Low power 9.5 mW at 2 MSPS, 4.9 mW at 1 MSPS, 2.4 mW at 500 kSPS (VDD only) 80 μW at 10 kSPS, 16 mW at 2 MSPS (total) SNR: 100.5 dB typical at 1 kHz, VREF = 5 V; 99 dB typical at 100 kHz THD: −123 dB typical at 1 kHz, VREF = 5 V; −100 dB typical at 100 kHz Ease of use features reduce system power and complexity Input overvoltage clamp circuit Reduced nonlinear input charge kickback High-Z mode Long acquisition phase Input span compression Fast conversion time allows low SPI clock rates SPI-programmable modes, read/write capability, status word Differential analog input range: ±VREF 0 V to VREF with VREF from 2.4 V to 5.1 V Single 1.8 V supply operation with 1.71 V to 5.5 V logic interface SAR architecture: no latency/pipeline delay, valid first conversion First conversion accurate Guaranteed operation: −40°C to +125°C SPI-/QSPI-/MICROWIRE-/DSP-compatible serial interface Ability to daisy-chain multiple ADCs and busy indicator 10-lead packages: 3 mm × 3 mm LFCSP, 3 mm × 4.90 mm MSOP APPLICATIONS Automatic test equipment Machine automation Medical equipment Battery-powered equipment Precision data acquisition systems GENERAL DESCRIPTION The AD4003/AD4007/AD4011 are low noise, low power, high speed, 18-bit, precision successive approximation register (SAR) analog-to-digital converters (ADCs). The AD4003, AD4007, and AD4011 offer 2 MSPS, 1 MSPS, and 500 kSPS throughputs, respectively. They incorporate ease of use features that reduce signal chain power consumption, reduce signal chain complexity, and enable higher channel density. The high-Z mode, coupled with a long acquisition phase, eliminates the need for a dedicated high power, high speed ADC driver, thus broadening the range of low power precision amplifiers that can drive these ADCs directly while still achieving optimum performance. The input span compression feature enables the ADC driver amplifier and the ADC to operate off common supply rails without the need for a negative supply while preserving the full ADC code range. The low serial peripheral interface (SPI) clock rate requirement reduces the digital input/output power consumption, broadens processor options, and simplifies the task of sending data across digital isolation. Operating from a 1.8 V supply, the AD4003/AD4007/AD4011 have a ±VREF fully differential input range with VREF ranging from 2.4 V to 5.1 V. The AD4003 consumes only 16 mW at 2 MSPS with a minimum SCK rate of 75 MHz in turbo mode, the AD4007 consumes only 8 mW at 1 MSPS, and the AD4011 consumes only 4 mW at 500 kSPS. The AD4003/AD4007/AD4011 all achieve ±1.0 LSB integral nonlinearty error (INL) maximum, guaranteed no missing codes at 18 bits with 100.5 dB typical signal-to-noise ratio (SNR) for 1 kHz inputs. The reference voltage is applied externally and can be set independently of the supply voltage. The SPI-compatible versatile serial interface features seven different modes including the ability, using the SDI input, to daisy-chain several ADCs on a single 3-wire bus and provides an optional busy indicator. The AD4003/AD4007/AD4011 are compatible with 1.8 V, 2.5 V, 3 V, and 5 V logic, using the separate VIO supply. The AD4003/AD4007 are available in a 10-lead MSOP and LFCSP, and the AD4011 is available in a 10-lead LFCSP, with operation specified from −40°C to +125°C. The devices are pin compatible with the 16-bit, 2 MSPS AD4000 (see Table 8). FUNCTIONAL BLOCK DIAGRAM GND IN+ IN– SDI SCK SDO CNV AD4003/ AD4007/ AD4011 18-BIT SAR ADC SERIAL INTERFACE VIO REF VDD VREF 0 VREF 0 VREF/2 VREF/2 HIGH-Z MODE CLAMP SPAN COMPRESSION TURBO MODE STATUS BITS 2.5V TO 5V 1.8V 10µF 1.8V TO 5V 3-WIRE OR 4-WIRE SPI INTERFACE (DAISY CHAIN, CS) Figure 1. |
Número de pieza similar - AD4003BRMZ-RL7 |
|
Descripción similar - AD4003BRMZ-RL7 |
|
|
Enlace URL |
| Política de Privacidad |
| ALLDATASHEET.ES |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
