NC

GATE2

TMR

VEE

GATE

SNS

D

SS

OV

UVEN

NC

PROG

Vref/PG

NC

VCC

NC

3

TPS23521

www.ti.com

SLVSDX2 – SEPTEMBER 2017

Product Folder Links: TPS23521

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated

5 Pin Configuration and Functions

PW Package

16-Pin (TSSOP)

Top View

Pin Functions

PIN

TYPE

DESCRIPTION

NAME

NO.

NC

1

No connect.

NC

2

No connect .

GATE2

3

O

Gate driver for the 2nd Hot Swap FET. NC if feature isn’t used.

NC

4

No connect.

VEE

5

GND

current limit.

SNS

6

I

current limits.

GATE

7

O

Gate drive for the main Hot Swap FET.

SS

8

IO

-48V_OUT. The dv/dt rate on the -48V_OUT pin is proportional to the gate sourcing current

D

9

I

Pin used to sense the drain of the Hot Swap FET and to program the threshold where the

Hot Swap switches from the CL1 and CL2. Connect a resistor from this pin to the drain of the

Hot Swap FET (also called -48V_OUT) to program the threshold.

TMR

10

IO

Timer pin used to program the duration when the Hot Swap FET can be in current limit.

Program this time by adding a capacitor between the TMR pin and VEE.

OV

11

I

Input over voltage comparator. Tie a resistor divider to program the threshold where the

device turns off due to over voltage event.

UVEN

12

I

Input under voltage comparator. Tie a resistor divider to program the threshold where the

device turns on.

VCC

13

Clamped supply. Tie to RTN through resistor.

NC

14

No connect.

PROG

15

I

Adjust current limit and fast trip threshold by tying to VEE, floating, or tying to VEE through

resistor.

Vref/PG

16

O

5V reference output. Connect to the base of a BJT to generate a rail that can be used to

power current monitors and digital Isolators. It can also be used as a PG for the downstream

DC/DC converters.