Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADT7301ARMZ-REEL7 Datasheet(PDF) 5 Page - Analog Devices |
|
ADT7301ARMZ-REEL7 Datasheet(HTML) 5 Page - Analog Devices |
5 / 17 page ADT7301 Rev. B | Page 4 of 16 TIMING CHARACTERISTICS Guaranteed by design and characterization, not production tested. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. TA = TMIN to TMAX, VDD = 2.7 V to 5.25 V, unless otherwise noted. Table 2. Parameter1 Limit Unit Comments t 1 5 ns min CS to SCLK setup time t 2 25 ns min SCLK high pulse width t 3 25 ns min SCLK low pulse width t 4 2 35 ns max Data access time after SCLK falling edge t 5 20 ns min Data setup time prior to SCLK rising edge t 6 5 ns min Data hold time after SCLK rising edge t 7 5 ns min CS to SCLK hold time t 8 2 40 ns max CS to DOUT high Impedance 1 See Figure 14 for the SPI timing diagram. 2 Measured with the load circuit of Figure 2. 1.6V 200 µA 200 µA IOH IOL TO OUTPUT PIN CL 50pF Figure 2. Load Circuit for Data Access Time and Bus Relinquish Time |
Número de pieza similar - ADT7301ARMZ-REEL7 |
|
Descripción similar - ADT7301ARMZ-REEL7 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |