Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD7193 Datasheet(PDF) 9 Page - Analog Devices

No. de pieza AD7193
Descripción Electrónicos  24-Bit Sigma-Delta ADC with PGA
Download  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD7193 Datasheet(HTML) 9 Page - Analog Devices

Back Button AD7193_17 Datasheet HTML 5Page - Analog Devices AD7193_17 Datasheet HTML 6Page - Analog Devices AD7193_17 Datasheet HTML 7Page - Analog Devices AD7193_17 Datasheet HTML 8Page - Analog Devices AD7193_17 Datasheet HTML 9Page - Analog Devices AD7193_17 Datasheet HTML 10Page - Analog Devices AD7193_17 Datasheet HTML 11Page - Analog Devices AD7193_17 Datasheet HTML 12Page - Analog Devices AD7193_17 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 57 page
background image
AD7193
Data Sheet
Rev. E | Page 8 of 56
TIMING CHARACTERISTICS
AVDD = 3 V to 5.25 V, DVDD = 2.7 V to 5.25 V, AGND = DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted.
Table 2.
Parameter
Limit at TMIN, TMAX (B Version)
Unit
Conditions/Comments1, 2
READ AND WRITE OPERATIONS
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
READ OPERATION
t1
0
ns min
CS falling edge to DOUT/RDY active time
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t55, 6
10
ns min
Bus relinquish time after CS inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to CS inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
WRITE OPERATION
t8
0
ns min
CS falling edge to SCLK active edge setup time4
t9
30
ns min
Data valid to SCLK edge setup time
t10
25
ns min
Data valid to SCLK edge hold time
t11
0
ns min
CS rising edge to SCLK edge hold time
1
Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V.
2
See Figure 3 and Figure 4.
3
These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4
The SCLK active edge is the falling edge of SCLK.
5
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number
is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the
true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the data register. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY
is high, although care should be taken to ensure that subsequent reads do not occur close to the next output update. If the continuous read feature is enabled, the
digital word can be read only once.
Circuit and Timing Diagrams
ISINK (1.6mA WITH DVDD = 5V,
100µA WITH DVDD = 3V)
ISOURCE (200µA WITH DVDD = 5V,
100µA WITH DVDD = 3V)
1.6V
TO
OUTPUT
PIN
50pF
Figure 2. Load Circuit for Timing Characterization


Número de pieza similar - AD7193_17

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7193BRUZ AD-AD7193BRUZ Datasheet
767Kb / 56P
   4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
AD7193BRUZ-REEL AD-AD7193BRUZ-REEL Datasheet
767Kb / 56P
   4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
More results

Descripción similar - AD7193_17

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7194 AD-AD7194_17 Datasheet
1Mb / 55P
   24-Bit Sigma-Delta ADC with PGA
AD7192 AD-AD7192_17 Datasheet
559Kb / 41P
   Sigma-Delta ADC with PGA
AD7190 AD-AD7190_08 Datasheet
749Kb / 40P
   4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
REV. 0
AD7192 AD-AD7192 Datasheet
711Kb / 40P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
REV. A
logo
Maxim Integrated Produc...
MAX11410A MAXIM-MAX11410A Datasheet
1Mb / 95P
   24-Bit, Multichannel, Low-Power 1.9ksps Delta-Sigma ADC with PGA
Rev 0; 10/20
logo
List of Unclassifed Man...
PXIE-9529 ETC2-PXIE-9529 Datasheet
199Kb / 1P
   24-Bit Sigma-Delta ADC
logo
Core Technology (Shenzh...
CS1242 CHIPSEA-CS1242 Datasheet
709Kb / 29P
   24-bit Sigma-Delta ADC
CS1231 CHIPSEA-CS1231 Datasheet
674Kb / 21P
   24-bit Sigma-Delta ADC
CS1232 CHIPSEA-CS1232 Datasheet
685Kb / 23P
   24-bit Sigma-Delta ADC
CS1237 CHIPSEA-CS1237 Datasheet
604Kb / 19P
   24-bit Sigma-Delta ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com