MT9M131

www.onsemi.com

26

Register Number

Dec − Hex

Description

Bit 13

Reserved

Bit 12

Defect correction context. See R0x14C and R0x14D

0: Context A

1: Context B

Bit 11

Bit 10

Resize/zoom context. Switch resize/zoom contexts:

0: Context A

1: Context B

Bit 9

Output format control 2 context. See R0x13A and R0x19B

0: Context A

1: Context B

Bit 8

Gamma table context

0: Context A

1: Context B

Bit 7

Arm xenon flash

Bit 6

Blanking control. This is primarily for use by the internal sequencer when taking automated (for example, flash)

snapshots. Setting this bit stops frames from being sent over the BT656 external pixel interface. This is useful for

ensuring that the desired frame during a snapshot sequence is the only frame captured by the host.

0: Do not blank frames to host

1: Blank frames to host

Bit 5

Reserved

Bit 4

Reserved

Bit 3

Sensor read mode context (skip mode, power mode, see R0x33:0 and R0x32:0

0: Context A

1: Context B

Bit 2

LED flash ON:

0: Turn off LED Flash

1: Turn on LED Flash

Bit 1

Vertical blanking context:

0: Context A

1: Context B

Bit 0

Horizontal blanking context:

0: Context A

1: Context B

R240:2 − 0x2F0 − Page Map (R/W)

Default

0x0000

Description

This register specifies the register address page for the two-wire interface protocol

Bits 2:0

Page address:

“000” − Sensor address page

“001” − Colorpipe address page

“010” − Camera control address page

R241:2 − 0x2F1 − Byte-Wise Address (R/W)

Default

N/A

Description

Special address to perform 8-bit READs and WRITEs to the sensor. For additional information, see “Two-Wire

Serial Interface Sample” and “Appendix A – Serial Bus Description”.

NOTE: Registers marked “(R/W*)” are normally read-only (R/O) registers, except under special circumstances (detailed in the register

description), when some or all bits of the register become read-writable (R/W).